A Low-Cost Fully Self-Aligned SiGe BiCMOS Technology Using Selective Epitaxy and a Lateral Quasi-Single-Poly Integration Concept

Armin T. Tilke, *Member, IEEE*, Markus Rochel, *Member, IEEE*, Jörg Berkner, Steffen Rothenhäußer, Knut Stahrenberg, Jörg Wiedemann, Cajetan Wagner, and Claus Dahl

Abstract—We present a low-cost concept for a self-aligned SiGe heterojunction bipolar transistor (HBT). In conventional double-poly HBTs, the base link is formed by use of a sacrificial layer to grow the SiGe epitaxy between an external base polysilicon and the silicon substrate, resulting in a vertical base link. In this concept, the SiGe epitaxy is laterally connected to the extrinsic base poly forming a short and fully self-aligned base link. While strongly reducing process complexity, this concept maintains a minimal link resistance between the internal and the external base. We demonstrate the integration of this HBT with balanced dc and ac performance in a 0.25- μ m bipolar complementary metal–oxide–semiconductor technology, featuring all passive devices necessary for RF design. The bipolar multitransistor yield shows similar values compared to our conventional double-poly integration concept.

Index Terms—Bipolar complementary metal–oxide–semiconductor (BiCMOS), SiGe epitaxy, silicon-germanium (SiGe).

I. INTRODUCTION

T ODAY, silicon–germanium (SiGe)-based bipolar complementary metal–oxide–semiconductor (BiCMOS) technology is becoming well established for radio frequency integrated circuits (ICs), applied, e.g., for mobile communications or high-speed data links. Recent advances in SiGe bipolar technology allowed astounding values for the maximum transit frequency $f_{t,\max}$ up to 350 GHz [1]. Also, the integration of SiGe bipolar transistors in highly advanced CMOS-technologies was demonstrated [2], [3].

Commonly, there are three major approaches for building heterojunction bipolar transistors (HBTs) with an epitaxial SiGe or carbon-doped SiGe:C-base. The first two use nonselective epitaxy, where the extrinsic base is formed by the SiGe deposition itself. In some technologies, an additional polysilicon layer is used to lower the external base resistance [4], [5]. In this case, the extrinsic base can be highly doped by nonself-aligned (or quasi-self-aligned) implantation (see [6] and [7]) usually utilizing the structured emitter as an implantation mask. Due to tolerances especially in the alignment of the emitter lithography,

Manuscript received December 17, 2003; revised March 30, 2004. This work was supported by the State of Saxony of the Federal Republic of Germany. The review of this paper was arranged by Editor J. N. Burghartz.

A. T. Tilke, M. Rochel, S. Rothenhäußer, K. Stahrenberg, J. Wiedemann, C. Wagner, and C. Dahl are with Infineon Technologies, Dresden 01099, Germany (e-mail: armin.tilke.drs@infineon.com).

J. Berkner is with Infineon Technologies AG, Secure Mobile Systems, Munich 81541, Germany.

Digital Object Identifier 10.1109/TED.2004.829879

the electrical link between the medium-doped intrinsic SiGe base and the heavily doped extrinsic base is not optimized, and thus, the base link resistance becomes rather high. Since the total base resistance, including this link, strongly influences the maximum oscillation frequency $f_{\text{max,max}}$, these types of transistors, although having the potential for very large values of $f_{t,\text{max}}$, usually are not optimized with respect to $f_{\text{max,max}}$ [7].

As a second approach, also different self-alignment techniques can be applied in order to avoid these lithographical limitations and to achieve minimal base link resistance [8]–[11].

In the third approach, a variation of the widely used self-aligned double-poly concept for implanted-base transistors is employed. Here, the SiGe epitaxy is grown selectively, and base contact is established by vertical growth under a suspended base poly [3], [12]–[14]. Applying this double-poly concept, low extrinsic base resistances as well as low parasitic base-collector capacitancies can be achieved. However, the deposition and removal of the various additional dielectric and polysilicon layers make it rather complex and increase process costs. Similar arguments hold for the self-aligned nonselective technologies. The main technological challenge thereby lies in the subsequent etch steps that have to remove these sacrificial films from the MOS gates without leaving detrimental spacers. Here, we present a low complexity BiCMOS technology [quasi-single-poly technology (QSP)], comprising a selectively grown SiGe epitaxy, that utilizes the gate poly as a low resistivity base connect similar to [8] and [15]. Complex and expensive deposition of most additional dielectric films can be omitted which are obligatory in most conventional self-aligned concepts. The integration of the SiGe HBT requires five additional mask layers, when an epitaxial buried subcollector is used and only three additional mask layers when using a high-energy implanted buried layer (HE n-BL) [14]. Even though this concept strongly reduces process complexity in comparison to the conventional double-poly self-aligned process with a selectively grown SiGe base, the link resistance between the internal and the external base can be kept very low.

II. INTEGRATION

In Fig. 1 we compare the QSP integration scheme with our standard 0.25- μ m BiCMOS process flow, as described in [16]. Two mask layers used for the definition of the sacrificial oxide in [16] can be saved with this integration scheme. Since no dedicated base poly is deposited for the QSP HBT, an additional mask layer has to be used to locally implant the gate-polysilicon



Fig. 1. Comparison of the process flows of our production double-poly BiCMOS integration concept with the quasi-single-poly concept.

in the bipolar areas. Using a HE n-BL subcollector, this mask can simultaneously be employed to implant the buried layer, saving one mask layer in comparison to the epitaxial-collector concept.

In the following, the BiCMOS integration of the QSP concept is described in more detail. Starting from high-ohmic p-doped substrate (20 Ω cm), the buried subcollector of the HBT is conventionally formed by As implantation and furnace diffusion. In order to isolate individual p-wells, a low phosphorus-doped buried layer is formed by high energy implantation (>1 MeV) with an optimized rapid thermal anneal. Both layers are buried by deposition of a low n-doped epitaxial layer. The HBT fabrication is illustrated in Fig. 2. After a conventional poly- and



Fig. 2. Illustration of the HBT-fabrication: (a) As-subcollector formation, (b) epitaxy, DTI and STI formation, (c) reach through implantation and drive-in, gateoxide and-poly, (d) gate structuring, (e) isolation (f) emitter window, SIC-implant, (g) selectively grown SiGe epitaxy, and (h) emitter.

oxide filled deep trench (DTI) for reduction of RF-crosstalk and a shallow trench process for lateral device isolation (STI), the highly phosphorus doped reach-through (or collector sinker) is implanted and diffused down to the buried subcollector. This mask layer can be omitted when using a HE n-BL. After implantation of the CMOS wells and the gate oxidation, the 250-nm-gate polylayer is deposited and structured. After the n-MOS lightly doped drain (LDD)-, highly doped drain (HDD)- and p-MOS LDD implants, the emitter isolation is deposited. An emitter window is etched through this isolation stack with the etching stopping on the gate oxide. At this stage of the process, the phosphorus doped self-aligned collector (SIC) is implanted and annealed. After gate oxide strip inside the emitter window, the selectively grown base of the SiGe HBT is deposited. The Ge content is linearly graded across the base to achieve an acceleration drift field for the electrons [12]. For the formation of an L-shaped oxide spacer inside the emitter window, that isolates emitter from base, we employ an auxiliary nitride layer. Care has to be spent on the spacer formation. A proper overetch of the nitride spacer is required to ensure a steep and reproducable spacer profile inside the emitter window (Fig. 3). In order to minimize the thermal budget in presence of the SiGe epitaxy, this layer is deposited by a rapid thermal chemical vapor deposition (RTCVD). As described above, the gate poly also serves as a base connect for the HBTs similar to [8]. In the BiCMOS-integration, it is also utilized as high- and low-ohmic poly resistors. Here, the base



Fig. 3. Spacer formation includes (i) the deposition of an auxiliary nitride layer (striped) and (ii) a nitride etch to the underlying oxide. A proper overetch of the nitride spacer (iii) is required to ensure a steep and reproducable spacer profile inside the emitter window. The final oxide spacer is defined by wet oxide etching and nitride strip.



Fig. 4. Cross-sectional SEM micrograph of the self-aligned SiGe base bipolar transistor in a base(B)-emitter(E)-collector(C) arrangement. The buried layer is decorated to become visible.

connect is simultaneously boron implanted with the low-ohmic poly resistors to save one more mask layer. In this case, for the HBT-module only four additional mask layers (epitaxial buried layer, reach through, emitter window and emitter poly) are necessary compared to the core CMOS process. Since the implanted base poly is exposed to a relatively high thermal budget, we believe that boron penetration through the gateoxide leads to a thin p-doped substrate layer beneath the base poly. Therefore, the extrinsic base is rather isolated from the collector by a pn junction than by the gateoxide. Finally, the emitter is diffused from an insitu As-doped polysilicon layer. Thus, the HBT is fabricated mainly in one block, separated from the CMOS core process. Only the final emitter drive-in is performed together with the p-HDD anneal. For an overview of the quasi-single-poly (QSP) HBT with shallow and deep trench isolation Fig. 4 shows a cross-sectional scanning electron microscope (SEM) micrograph. The highly As-doped epitaxial buried layer is decorated by wet etching for clarity.

The main difference between this integration scheme and the conventional concept is the growth and integration of the SiGe epitaxy. While in the conventional double-poly self-aligned concept, the epitaxy is connected to the base poly by vertical undergrowth beneath the poly using a sacrificial oxide, in the quasi-single-poly transistor the SiGe epitaxy is directly grown in the emitter window, leading to a polycrystalline lateral growth on the sidewalls of the gate poly, serving as base connect. As can be seen in the cross-sectional transmission electron microscope (TEM) micrographs in Fig. 5 the growth at the edges of the emitter window is without voids and the boundary of the poly- and monocrystalline regions is given by the (111)-crystallographic plane. Besides the low process



Fig. 5. (a) TEM close-up of the self-aligned SiGe base. (b) A tilted TEM image is shown, where the different epitaxial layers become clearly visible. The Si cap serves as the crystalline part of the emitter, the SiGe base consists of a SiGe grading and a SiGe plateau.

complexity, one major advantage of this concept is the very short distance between the highly doped extrinsic base and the intrinsic SiGe base. Due to the texture of the gate poly, only a very thin (about 50 nm) SiGe poly is grown on the vertical edge of the base poly (see Fig. 5). This was also observed by Kondo *et al.* who used a similar HBT concept for a low-power bipolar technology [15]. Therefore only a very short/cold anneal is sufficient to diffuse boron from the base poly to the region under the L-spacer inside the emitter window to ensure excellent electrical contact. In contrast to other self-aligned SiGe technologies, where a nonselective epitaxy simultaneously serves as a base poly that is highly doped by implantation (e.g., [10]), no care has to be taken to avoid transient enhanced diffusion.

III. DC AND AC PERFORMANCE

In order to investigate the impact of the lateral base-link structure, we fabricated two types of quasi-single-poly HBTs and compared transistors of both types to those of the conventional type. For the first type, (in the following type A), the SiGe epitaxy was nominally grown identical to the conventional wafers. The collector-base breakdown voltage for both types of HBTs $BV_{CES} \approx 11$ V for a 520-nm-thick collector epitaxy, similar to that of our conventional double-poly HBT. This indicates that collector-base breakdown mainly occurs in the SIC region, and is not considerably affected by the base link construction. In order to investigate the different contributions from the baselink and the internal base to the total base resistance $R_{B,tot}$, for type B, the base doping was reduced. This mainly increased the internal base resistance $R_{B,int}$. For both types of HBTs two effective emitter window widths ($w_{\text{eff}} = 300 \text{ nm}$ and $w_{\text{eff}} = 220 \text{ nm}$) were available. In Table I, the most important electrical parameters of both types of the QSP-HBT are shown and compared to the SiGe HBT integrated with the conventional method. As

Quasi Single-Poly Selfaligned					
	Туре А		Туре В		
eff. Emitter w _{eff}	300nm	220nm	300nm	220nm	
f _{t,max} @ V _{CE} = 1V [GHz]	67	64	72	68	
f _{max.max} (U)@ V _{CE} =1.0V [GHz] V _{CE} =2.5V [GHz]	108 159	118 184	99 150	108 163	
J _c (f _{max,max})~ J _c (f _{t,max}) [mA/μm²] @V _{CE} =1.0V	1.8	2.0	1.7	2.1	
BV _{CE0} [V]	2.6		2.5		
pinched base resistance [kΩ/sq]	5.7		8.1		

Double-Poly Selfaligned					
eff. Emitter w _{eff}	420nm	340nm	260nm		
f _{t.max} @ V _{CE} = 1V [GHz]	74	73	73		
f _{max,max} (U)@ V _{CE} =1.0V [GHz] V _{CE} =2.5V [GHz]	99 137	110 154	118 165		
$\begin{array}{l} J_{C}(f_{max,max}) \sim \\ J_{C}(f_{t,max}) \left[mA/\mu m^{2} \right] \\ @V_{CE} = 1.0V \end{array}$	1.7	1.7	1.9		
BV _{CE0} [V]	2.5				
pinched base resistance [kΩ/sq]	~5.7				

can be seen, for the QSP-HBT type A, the maximum transit frequency $f_{t,\max}$ is slightly lower than for the conventional transistor with the same SiGe epitaxy. We believe that a nonoptimized SIC implantation for the QSP-HBT is responsible for the slightly reduced $f_{t,\max}$. However, taking typical lot to lot variations into account, the dc and ac parameters of both integration concepts are in good agreement. Type B with a somewhat shorter base width due to the lower doping displays the same $f_{t,\max}$ as the conventional HBT. The dc current amplification β is about 100 for type A and the conventional transistor and 130 for type B.

Also shown in Table I are the maximum oscillation frequencies extrapolated by the unilateral gain-method $f_{\max,\max}(U)$. Due to its lower base doping, and therefore increased base resistance $R_{B,\text{tot}} = R_{B,\text{int}} + R_{B,\text{ext}}$, with $R_{B,\text{ext}}$ being the external base or link resistance, $f_{\max,\max}(U)$ is lower for type B.

Fig. 6(a) and (b) exhibits the f_t traces, while Fig. 6 (c) and (d) shows the $f_{\rm max}(U)$ traces of the 220-nm HBT of type A and the 300-nm HBT of type B. Fig. 6(e) shows the unilateral gain U and Fig. 6(f) shows the current gain h21 of the QSP-HBT of type A and B respectively, measured up to a frequency of f = 50 GHz. For all frequencies between f = 5 and f = 50 GHz the -20 dB/dec gain roll-off as predicted by single-pole approximation is met with great accuracy. The values of $f_{t,\rm max}$ and $f_{\rm max,\rm max}$ shown in Table I are extrapolated to 0 dB from the point f = 9.98 GHz and f = 31.55 GHz, respectively, assuming the -20 dB/dec slope.



Fig. 6. (a), (b) f_t and (c), (d) $f_{\max}(U)$ for the type A and B transistor ($A_{\text{eff}} = 0.22/0.30 \times 7.6 \,\mu\,\text{m}^2$) at different collector-emitter voltages. (e), (f) shows the extrapolation of $f_{t,\max}$ and $f_{\max,\max}(U)$ at $V_C = 1$ V for type A and B, respectively.

The maximum oscillation frequency $f_{\max,\max}$ can be deduced from $f_{t,\max}$, the base-collector capacitance C_{BC} and the base resistance $R_{B,\text{tot}}$ using

$$f_{\max,\max} = \sqrt{\frac{f_{t,\max}}{8\pi R_{B,\text{tot}}C_{\text{BC}}}}.$$
 (1)

As a good figure of merit for the quality of the HBT layout we therefore introduce $f_{\max,\max}^2/f_{t,\max}$, since this expression represents $R_{B,tot}C_{BC}$. In Fig. 7 a comparison is made between both types of QSP-HBTs and the conventional double-poly HBTs (see also Table I). Here, $f_{\max,\max}^2/f_{t,\max}$ is plotted against the effective emitter window width w_{eff} . The type A transistors lie on the same curve as the conventional HBTs. This indicates that for an identical intrinsic SiGe base and therefore identical $R_{B,int}, R_{B,ext} \times C_{BC}$ is almost the same for both types of transistors.

The slopes in Fig. 7 are similar for all three types of transistors, supporting the assumption that the base link resistance of the quasi-single-poly HBT is similar to that of the well established double-poly self-aligned HBT. However, the quantitative derivation of $R_{B,\text{ext}}$ from the slope of the curves in Fig. 7 lacks accuracy. First, a smaller emitter window causes a reduction of C_{BC} so that the slope in Fig. 7 does not solely represent $R_{B,\text{tot}}$. Second, a smaller emitter window leads to an enhanced emitter perimeter depletion, meaning that the transistor behavior at the emitter perimeter deviates from that of the rest of the emitter [17].

A more reliable derivation of the external base resistance can be made by resistance measurements of the pinched base at different $V_{\rm BE}$ using transistor-like test structures with various emitter widths. The obtained resistance traces meet in one point



Fig. 7. $f_{\max,\max}(U)^2/f_{t,\max}$ versus effective emitter window width w_{eff} for both types of quasi-single-poly HBTs and also conventional double-poly HBTs for comparison. The upper inset shows $R_{B,\text{tot}}$ of a type A HBT as a function of V_{BE} for different w_E . This traces serve to derive $R_{B,\text{ext}}$ as described in [18].

indicating twice the spacer width w_S and the external base resistance $R_{B,\text{ext}}$ [18]. In our measurements shown in the upper inset in Fig. 7 this curves turned out to be nonlinear for small w_E , presumably caused by a smaller spacer width for decreasing w_E . Therefore, a more sophisticated evaluation of these measurements including averaging over many structures regarding only distinct pairs of emitter widths is needed. For the type A transistor, we derive a link resistance $R_{B,\text{ext}} = 418 \ \Omega \mu \text{m}$, for type B $R_{B,\text{ext}} = 636 \ \Omega \mu \text{m}$. For comparison, $R_{B,\text{ext}} = 243 \ \Omega \mu \text{m}$ for a conventional HBT, however, having a much shorter spacer length. Taking the differences in the spacer dimensions into account, the link resistance for the type A HBT is 15-25% higher in comparison to that of the double-poly self-aligned HBT. The type B transistors display an $R_{B,ext}$ about 50% higher than type A, being in good agreement with the difference in the internal base resistance $R_{B,int}$. This indicates that the laterally grown part of the SiGe base [indicated as SiGe poly in Fig. 5(a)] located between the spacer and the highly doped base poly influences $R_{B,\text{ext}}$. We assume that due to the columnar structure of the base poly, this region of the external SiGe base is less efficiently doped by lateral outdiffusion from the base poly and therefore $R_{B,\text{ext}}$ is slightly increased in comparison to the double-poly transistors.

To demonstrate the excellent dc-performance of the QSP-HBTs we show the Gummel plot and the dc-current gain β versus collector current for our $0.22 \times 1.20 \ \mu m^2$ standard transistor of type A in Fig. 8. As can be seen, the current amplification β remains almost constant for about five decades of collector current (inset of Fig. 8) and the nonideal base current seen at low V_E is low. The variations in β are $\approx 10\%$



Fig. 8. Typical Gummel plot with corresponding current gain (inset) for a $0.22\times1.20~\mu\,{\rm m}$ transistor of type A.



Fig. 9. Output characteristics for 16 HBTs of type A (effective emitter area $0.22 \times 1.20 \mu$) at different base-emitter voltages V_B . At low collector currents an early voltage around -200 V can be deduced.

on a wafer. This value corresponds to $\Delta\beta/\beta$ for the reference double poly HBT. From the output characteristics for the HBT (type A) shown in Fig. 9 an early voltage $V_{\rm EA} \approx -200$ V can be deduced at sufficiently low collector currents indicating excellent dc-performance especially important for the use in analog circuits. $V_{\rm EA}$ decreases at high collector currents due to self heating effects caused by the deep trench isolation structure surrounding the HBT.

The bipolar data presented here demonstrate balanced dc and ac performance well suitable for the design of wireless communication circuits.

The quarter micron core CMOS process is almost not affected by the integration of the QSP-HBT. In Fig. 10, the roll-off curves for both the n-MOS and the p-MOS transistors are shown. Especially the n-MOS hits the target for our conventional BiCMOS processes [16] very good. The p-MOS needs only a slight $V_{\rm th}$ adjust in order to fully meet our target spec.

Also, a fully functional single chip global system for mobile communication (GSM) quad-band transceiver with enhanced data rates for global evolution (EDGE) capability [16] has been realized using the QSP-BiCMOS integration concept presented here.

As a measure of bipolar transistor yield we evaluated the base-emitter (I_{BE}) , collector-emitter (I_{CE}) and collector-base



Fig. 10. Roll-off curves for both the n-MOS and the p-MOS transistors of the QSP-BiCMOS technology.

 $(I_{\rm CB})$ leakage currents with a yield criterion of $I \leq 1$ fA/ μ m² ($V_{\rm CB} = 2.5$ V, $V_{\rm BE} = 0.1$ V) for large multitransistors, each of them containing 3968 HBTs with an effective emitter area of $0.30 \times 9.98 \ \mu$ m². The measurements were performed on a variety of wafers in a checkerboard arrangement with 29 dies on each wafer. The mean yield for a typical lot was found to be about 70% for all currents with a range up to 100% for the best wafers measured. The yield distribution across the wafer was homogeneous and comparable to wafers of the conventional double-poly process.

It is worth mentioning that the QSP concept is also suitable for further lateral shrinking and an upgrade to a SiGe:C-base [13]. The maximum allowed emitter stack height for a BiCMOS technology is decreasing with every further generation of the underlying core CMOS process. This makes the application of the conventional double-poly integration more and more difficult. The concept presented here eases this scaling limitation while maintaining the profits of the well established double-poly selfaligned SiGe integration with a selectively grown base.

IV. CONCLUSION

We presented a low-cost fully self-aligned integration concept for a SiGe HBT with a selectively grown base. The main feature was a selective epitaxial growth of the SiGe epitaxy using the gate poly as a lateral base connect. In comparison to a conventional double-poly integration concept, this approach significantly reduces process complexity. The dc and ac performance of the HBT equals the performance of a comparable conventional double-poly transistor.

ACKNOWLEDGMENT

The authors would like to thank the Infineon Dresden 200-mm fabrication line for wafer processing and strong technological support. They are grateful to the Dresden group

of physical failure analysis who performed all SEM and TEM micrographs. They would also like to thank K. Wolf from the Fachhochschule Zweibrücken and M. Tegeler, J. Böck, and T. F. Meister from Infineon Technologies Munich for various helpful discussions.

REFERENCES

- [1] J.-S. Rieh, B. Jagannathan, H. Chen, K. T. Schonenberg, D. Angell, A. Chinthakindi, J. Florkey, F. Golan, D. Greenberg, S.-J. Jeng, M. Khater, F. Pagette, C. Schnabel, P. Smith, A. Stricker, K. Vaed, R. Volant, D. Ahlgren, G. Freeman, K. Stein, and S. Subbanna, "SiGe HBTs with cut-off frequency of 350 GHz," in *IEDM Tech. Dig.*, 2002, pp. 771–774.
- [2] K. Kuhn, M. Agostinelli, S. Ahmed, S. Chambers, S. Cea, S. Christensen, P. Fischer, J. Gong, C. Kardas, T. Letson, L. Henning, A. Murthy, H. Muthali, B. Obradovic, P. Packan, S. W. Pae, I. Post, S. Putna, K. Raol, A. Roskowski, R. Soman, T. Thomas, P. Vandervoorn, M. Weiss, and I. Young, "A 90 nm communication technology featuring SiGe HBT transistors, RF CMOS, precision R-L-C elements and 1 μm 6T SRAM cell," in *IEDM Tech. Dig.*, 2002, pp. 73–76.
- [3] T. Hashimoto, Y. Nonaka, T. Saito, K. Sasahara, T. Tominari, K. Sakai, K. Tokunaga, T. Fujiwara, S. Wada, T. Udo, T. Jinbo, K. Washio, and H. Hosoe, "Integration of a 0.13 μm CMOS and a high performance self-aligned SiGe HBT featuring low base resistance," in *IEDM Tech. Dig.*, 2002, pp. 779–782.
- [4] H. Baudry, B. Martinet, C. Fellous, O. Kermarrec, Y. Campidelli, M. Laurens, M. Marty, J. Mourier, G. Troillard, A. Monroy, D. Dutartre, D. Bensahel, G. Vincent, and A. Chantre, "High performance 0.25 μm SiGe and SiGe: C HBTs using non selective epitaxy," in *Proc. BCTM*, 2001, pp. 52–55.
- [5] P. Deixler, R. Colclaser, D. Bower, N. Bell, W. De Boer, D. Szmyd, S. Bardy, W. Wilbanks, P. Barre, M. V. Houdt, J. C. J. Paasschens, H. Veenstra, E. V. D. Heijden, J. J. T. M. Donkers, and J. W. Slotboom, "QUBiC4G: A f_T/f_{max} = 70/100 GHz 0.25 μm low power SiGe BiCMOS production technology with high quality passives for 12.5 Gb/s optical networking and emerging wireless applications up to 20 GHz," in *Proc. BCTM*, 2002, pp. 201–204.
- [6] D. Knoll, B. Heinemann, K. E. Ehwald, H. Rücker, B. Tillack, W. Winkler, and P. Schley, "BiCMOS integration of SiGe:C heterojunction bipolar transistors," in *Proc. BCTM*, 2002, pp. 162–166.
- [7] S. J. Jeng, B. Jagannathan, J.-S. Rieh, J. Johnson, K. T. Schonenberg, D. Greenberg, A. Stricker, H. Chen, M. Khater, D. Ahlgren, G. Freeman, K. Stein, and S. Subbanna, "A 210-GHz f_t SiGe HBT with a non-self-aligned structure," *IEEE Electron Device Lett.*, vol. 22, pp. 542–544, Nov. 2001.
- [8] D. Knoll, K. E. Ehwald, B. Heinemann, A. Fox, K. Blum, H. Rücker, F. Fürnhammer, B. Senapati, R. Barth, U. Haak, W. Höppner, J. Drews, R. Kurps, S. Marschmeyer, H. H. Richter, T. Grabolla, B. Kuck, O. Fursenko, P. Schley, R. Scholz, B. Tillack, Y. Yamamoto, K. Köpke, H. E. Wulf, D. Wolanski, and W. Winkler, "A flexible, low-cost, high-performance SiGe:C BiCMOS process with a one-mask HBT module," in *IEDM Tech. Dig.*, 2002, pp. 783–786.
- [9] J. Burghartz, S. R. Mader, B. J. Ginsberg, B. S. Meyerson, J. M. C. Stork, C. L. Stanis, J. Y.-C. Sun, and M. R. Polcari, "Self-aligned bipolar epitaxial base n-p-n transistors by selective epitaxy emitter window (SEEW) technology," *IEEE Trans. Electron Devices*, vol. 38, pp. 378–385, Feb. 1991.
- [10] D. L. Harame, J. H. Comfort, J. D. Cressler, E. F. Crabbé, J. Y.-C. Sun, B. S. Meyerson, and T. Tice, "Si/SiGe epitaxial-base transistors—Part II: Process integration and analog applications," *IEEE Trans. Electron Devices*, vol. 42, pp. 469–482, Mar. 1995.
- [11] F. S. Johnson, J. Ai, S. Dunn, B. El Kareh, J. Erdeljac, S. John, K. Benaissa, A. Belleour, B. Benna, L. Hodgson, G. Hoffleisch, L. Hutter, M. Jaumann, R. Jumpertz, M. Mercer, M. Nair, J. Seitchik, C. Shen, M. Schiekofer, T. Scharnagl, K. Schimpf, U. Schulz, B. Staufer, L. Stroth, D. Tatman, M. Thompson, B. Williams, and K. Violette, "A highly manufacturable 0.25 μm RF technology utilizing a unique SiGe integration," in *Proc. BCTM*, 2001, pp. 56–59.
- [12] K. Wolf, W. Klein, N. Elbel, A. Berthold, S. Gröndahl, Th. Huttner, S. Drexl, and R. Lachner, "SiGe HBTs for bipolar and BiCMOS-applications: From research to ramp up of production," in *Proc. IEICE*, vol. E84, 2001, pp. 1399–1407.
- [13] J. Böck, H. Schäfer, H. Knapp, D. Zöschg, K. Aufinger, M. Wurzer, S. Boguth, M. Rest, R. Schreiter, R. Stengl, and T. F. Meister, "Sub–5 ps SiGe bipolar technology," in *IEDM Tech. Dig.*, 2002, pp. 763–776.

- [14] D. A. Rich, M. S. Carroll, M. R. Frei, T. G. Ivanov, M. Mastrapasqua, S. Moinian, A. S. Chen, C. A. King, E. Harris, J. De Blauwe, H.-H. Vuong, V. Archer, and K. Ng, "BiCMOS technology for mixed-digital, analog, and RF-applications," *IEEE Microwave Mag.*, pp. 44–55, 2002.
- [15] M. Kondo, K. Oda, E. Ohue, H. Shimamoto, M. Tanabe, T. Onai, and K. Washio, "Sub-10 fJ ECL/68 μA 4.7-GHz divider ultralow-power SiGe base bipolar transistors with a wedge-shaped CVD-SiO₂ isolation structure and a BPSG-refilled trench," in *IEDM Tech. Dig.*, 1996, pp. 245–248.
- [16] A. T. Tilke, M. Rochel, St. Rothenhäußer, K. Stahrenberg, K. Goller, A. Pribil, J. Wiedemann, J. Berkner, C. Wagner, and C. Dahl, "Quarter micrometer bicmos technology platform with implanted-base- or SiGe bipolar transistor for wireless communication ICs," *Solid State Electron.*, 2004, to be published.
- [17] J. N. Burghartz, J. Y.-C. Sun, C. L. Stanis, S. R. Mader, and J. D. Warnock, "Identification of perimeter depletion and emitter plug effects in deep-submicrometer, shallow-junction polysilicon emitter bipolar transistors," *IEEE Trans. Electron Devices*, vol. 39, pp. 1477–1489, June 1992.
- [18] J. Berkner, Compact Models for Bipolar Transistors, Practice of Modeling, Measurement and Parameter Extraction—SGP, VBIC, HICUM, and MEXTRAM. Berlin, Germany: Expert-Verlag, 2002.

Armin T. Tilke (M'01) received the Diploma degree in physics from the Technical University, Münich, Germany, in 1996 and the Ph.D. degree in applied semiconductor physics from the Ludwig-Maximilians-University/Center for Nanoscience, Münich, in 2000. His dissertation was on silicon-based nanoelectronic and nanoelectromechanical devices.

From 1999 to 2000, he joined Infineon Technologies, Münich, in the bipolar and BiCMOS Technology Development Department. In 2000, he joined Infineon Technology Dresden, Dresden,

Germany, where he worked first on the integration of a bipolar transistor with implanted base in a 0.25- μ m BiCMOS technology, and then on the integration of a SiGe HBT in the same core CMOS process. He has published about 25 articles and conference presentations, mainly in the field of silicon nanoelectronics.

Markus Rochel (S'99–A'00–M'03) received the Dipl. Ing. degree in electrical engineering from the Technical University of Berlin, Berlin, Germany, in 1997.

From 1997 to 2001, he was a Research Assistant with the Technical University of Berlin, working on measurement and extraction methods of lifetime parameters in silicon. In 2001, he joined the Logic Technology Development Department of Infineon Technologies Dresden, Dresden, Germany, where he is currently engaged in the integration of an SiGe HBT in a 0.25- μ m BiCMOS process.

Jörg Berkner received the Dipl. Ing. degree in information electronics from the Ingenieurhochschule, Dresden, Germany in 1982. In 1982, he joined the HFO semiconductor plant

in Frankfurt/Oder, Germany. He was involved in the design of linear customer circuits, both as circuit and layout designer. Later, he was Project Manager for customer circuits. In 1991, he joined Semiconductor Microelectronics Innovation (SMI), Frankfurt/Oder, as Project Manager and Modeling Engineer, responsible for model parameters in all (mainly bipolar)

SMI technologies. In 1997, he joined the Siemens Semiconductor Group, Münich, Germany (now Infineon Technologies), working on device modeling and characterization of BiCMOS technologies for high-frequency products. He has published about 25 articles and conference presentations, mainly regarding bipolar modeling topics. In 2002, he released a book about today's bipolar compact models. Steffen Rothenhäußer received the microelectromechanical systems engineer degree from the University of Applied Science, Regensburg, Germany, in 1995.

Since 1995, he has been with Siemens Semiconductor/Infineon Technologies Dresden, Dresden, Germany. He was an Engineer in the field of ion implantation, process integration, and product engineering for ROM and Flash memories. In 2001, he joined the development team of BiCMOS technologies, and is responsible for the CMOS device.



Knut Stahrenberg received the Dipl. and Ph.D. degrees in physics from the Technical University, Berlin, Germany, in 1995 and 2000, respectively.

From 1995 to 2000, he was working on surface optical properties of noble metal surfaces in the Institute of Solid State Physics, Technical University. In 2000, he joined Infineon Technology Dresden, Dresden, Germany, where he first worked on the integration of passive devices in a quarter micrometer BiCMOS technology with an implanted base bipolar transistor. He then worked on passive device

integration in Infineon's quarter micrometer SiGe BiCMOS platform.



Jörg Wiedemann received the Dipl. degree in chemical engineering from the University of Erlangen, Erlangen, Germany.

After working in the Plant Engineering Department, Wacker Chemistry for two years, he joined the 200-mm fabrication line in the LPCVD section of Infineon Technologies Dresden, Dresden, Germany. In 2002, he joined the new Infineon Memory Development Center, where he works on the deposition of epitaxial silicon/SiGe layers for various applications.

Cajetan Wagner received the Dipl. degree in physics from University of Kaiserslautern, Germany, in 1986.

In 1986, he joined the Siemens AG Semiconductor Branch (now Infineon Technologies), Münich, Germany, where he worked on process and device simulations and device development for several bipolar, BiCMOS and smart power technologies. Since 2000, he has been involved with quarter micrometer BiCMOS technology development, and is a Project Manager for SiGe HBT integration, Infineon Technologies Dresden, Dresden, Germany.



Claus Dahl received the Dipl. Phys. degree from the University of Hamburg, Hamburg, Germany, in 1989 and the Drrernat. degree in physics from the Ludwig-Maximilians-University, Münich, Germany, in 1993 for theoretical and experimental studies of the highfrequency properties of the two-dimensional electron gas in HEMT-structures. The focus of these studies lay on cyclotron resonance and plasma excitations at millimeter and submillimeter frequencies at cryogenic temperatures.

From 1993 to 1995, he joined the Centre National

d'Etudes des Télécommunications of France Telecom, Bagneux. Here, the research comprised the fabrication and optical spectroscopy of sub-100-nm-doped quantum wires on GaAs–AlGaAs heterostructures. From 1995 to 2000, he was with Siemens Semiconductors and Infineon Technologies, Münich, Germany, working in the process integration and device design of 0.5- and 0.35- μ m analog CMOS and BiCMOS technologies. He then moved to Infineon Technologies Dresden, Dresden, Germany, responsible for the development of the 0.25- μ m BiCMOS node. He is the Head of the local CMOS/BiCMOS Technology Development Group, whose activities concentrate on 0.09- μ m and 0.13- μ m CMOS and 0.25- μ m SiGe BiCMOS process integration. He has (co-)authored some 25 publications.

Dr. Dahl is a member of the German Physical Society.